

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/695,239	10/27/2003	David C. McClure	03-C-007	4335
7590 02/22/2005		EXAMINER		
Lisa K. Jorgenson, Esq.			LE, VU ANH	
STMicroelectronics, Inc. 1310 Electronics Drive			ART UNIT	PAPER NUMBER
Carrollton, TX 75006-5039			2824	
		DATE MAILED: 02/22/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summany	10/695,239	MCCLURE, DAVID C.				
Office Action Summary	Examiner	Art Unit				
	Vu A. Le	2824				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on	_•					
2a) ☐ This action is FINAL . 2b) ☑ This	action is non-final.	•				
3) Since this application is in condition for allowant	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-36 is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-4,11-14,22-25,29 and 31-33</u> is/are rejected.						
7) Claim(s) <u>5-10,15-21,26-28,30 and 34-36</u> is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
2 23 and analysis a state a smooth of a not of the domined depicts flot received.						
	•					
Attachment(s)						
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 	4) LInterview Summary (PTO-413) Paper No(s)/Mail Date					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) Notice of Informal Pa					
Paper No(s)/Mail Date 6) Other:						

Art Unit: 2824

DETAILED ACTION

Page 2

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-4, 11-14, 22-25, 29, 31-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakata (5,781,482) in view of Khellah et al (6,724,648).
- 3. Sakata (Figs.1-4) discloses all the features claimed as each memory cell comprising first and second n-channel transistors configured as cross-coupled logic inverters between first and second reference voltage levels (Vdd and Vss) during a normal mode of operation; and power control circuitry coupled to memory cell, for providing the first reference voltage level (Vdd) during the normal mode of operation, and causing a first voltage (Vss) less than the first reference voltage level to memory cell during a data corruption mode of operation wherein data stored in the one or more memory cells is corrupted (see col.2, lines 66-67 and col.3, line 1-30). Sakata disclose two load resistors for memory cell which is different the current invention using 2 P-channel transistors. However, it would have been obvious to one of ordinary skill in the art at the time this invention was made to modify Sakata by replacing two load transistors with two P-channel transistors to make the manufacturing theses memory cells easier in CMOS technology, wherein the first voltage is the second reference voltage (Vss).

Allowable Subject Matter

4. Claims 5-10,15-21,26-28,30 and 34-36_are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The objected claims contain the allowable features such as the power control circuit pulses the source terminal of the first p-channel transistor of each memory cell to the first voltage, and pulses the source terminal of the at least one of the first and second n-channel transistors to the second voltage, the pulses partially overlapping or a source terminal of the second p-channel transistor of each memory cell is coupled to a third power supply node, the third power supply node having the first reference voltage during the normal and data corruption modes of operation.

Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 6. Itoh (5,668,770) discloses a SRAM having an independent data holding voltage.
- 7. Pelley, III (5,303,190) discloses a SRAM resistant to soft error.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vu A. Le whose telephone number is (571) 272-1871. The examiner can normally be reached on M-F (7:00-3:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vu A. Le

lean hu

Primary Examiner Art Unit 2824

02/21/05